

COMPARATIVE ANALYSIS OF Si AND 4H-SiC D-MOSFETs

PRABHUPADA SAMAL^{a1} AND VEERA VENKATA SUBRAHMANYA KUMAR BHAJANA^b

^{ab}School of Electronics Engineering, K.I.I.T. University, Bhubaneswar, Odisha, India

ABSTRACT

In the generation, storage and distribution cycle of the electric energy, the workhorse is the power transistor (MOSFET). These power transistors are developed on silicon semiconductor technology. To overcome the limitation of silicon technology, such as low band gap, less blocking voltage capability, low switching frequency, 4H-SiC D-MOSFETs are the material of choice. The 4H-SiC D-MOSFETs with wide band gap semiconductors can be able to operate at higher blocking voltage, high switching frequency, low-specific ON resistance and also it will allow to operate at very high temperatures. This paper aims on various design structures of 4H-SiC D-MOSFETs and its behavioral study for circuit application. The extracted parameters of D-MOSFETs are ON-resistance, blocking voltage, the sensitivity of temperature by using the TCAD simulations are presented to prove their characteristics.

KEYWORDS: 4H-SiC DMOSFET, Blocking Voltage, Switching Frequency.

Power transistors like bipolar junction transistors (BJTs), insulated-gate bipolar transistors (IGBTs) and power metal-oxide-semiconductor field-effect transistors (MOSFETs) are based on silicon semiconductor technology having wide usage in the field of power electronics and power systems. Power MOSFETs are capable of handling higher voltage and current levels. The great usage within the power-supply community is of power MOSFETs, because of their ease of drive along with their low switching losses makes them the absolute choice for high switching frequency applications. These power MOSFETs are being used in resonant converter and inverters with the maximum switching frequency upto 1 MHz respectively. Recently, there is an increase in demand for power devices can withstand a very high voltage and higher switching frequency. These devices are mostly used for advanced power conversion systems (DC-DC, DC-AC). Power MOSFETs can be operating at a high temperature over 150⁰C. Silicon based devices are unable to operate properly at high temperature and high switching frequency, while the Silicon based MOSFET operating at high degree temperature requires costly cooling systems and display units. This may increase the overall cost, size and weight of the power conversion system. The main feature of Silicon carbide and gallium nitride semiconductor materials is wide band gap, which has the following advantages for power electronic designers are:

- a lower intrinsic carrier concentration (10-35 orders of magnitude),
- a higher electric breakdown field (4-20 times),
- a higher thermal conductivity (3-13 times),

- and a largely saturated drift velocity (2-2.5 times), when compared to silicon.

Table I: Material Parameters of Silicon and Silicon Carbide [6]

Material	Material Properties		
	Energy Band gap	Critical/Avalanche Breakdown Field	Thermal Conductivity
Silicon	1.10	0.3	1.5
3C-SiC	2.20	1.2	4.5
4H-SiC	3.26	2.0	4.5
6H-SiC	3.00	2.4	4.5

From Table I, Silicon Carbide band gap energy of 2.2-3.3eV is larger than that of Si. 150 poly types SiC devices are introduced by many researchers, but only the 6H- and 4H-SiC poly types are available commercially. The 4H-SiC are primarily preferred for power devices because of its high carrier mobility and low dopant ionization energy. Also the high electric break-down field of SiC allows for thinner epitaxial layer to support the high blocking voltage in power devices. A 5000-V power device would require only 40-50 μ m drift layer, as opposed to almost 500 μ m in the case of silicon. This smaller drift layer leads to low drift resistance, hence low forward drop, conduction losses and thermal conductivity is 5W/cmK, allows for high junction temperature operation and efficient thermal management [10] - [15].

DEVICE STRUCTURES AND CHARACTERISTICS

Fig.1 Shows a simplified cross-section of the 4H-SiC DMOSFET. Here the channel length is $0.5\mu\text{m}$, and the drift layer thickness is $10\mu\text{m}$. When a positive gate bias, more than the threshold voltage is applied, the MOS channel turns on and electrons flow laterally from the n+ source, through the MOS channel on the implanted p-well. Then Electron flow through the JFET region formed by two adjacent p-well regions and, finally, through the lightly doped n⁻ drift region into the backside drain. The MOS channel length is defined by the p-well and n+ source region; the MOS channel disappears when the gate electrode is shorted to the source or when a negative gate bias is applied. The total on-resistance of the 4H-SiC DMOSFET consists of channel resistance(R_{ch}), JFET resistance(R_{JFET}), spreading resistance(R_{spd}), drift-layer resistance (R_d) and substrate resistance(R_{sub}) When the MOS channel off, the 4H-SiC DMOSFET behaves as a 4H-SiC PiN diode. The device supports the high voltage by reverse biased pn junction formed by the implanted p-wells and the thick n⁻ drift layer.

Structure 1: Characteristics




Figure 1: A simplified cross-section of the 4H-SiC DMOSFET [1].

The on-state I-V characteristics of the SiC DMOSFET designed by Sei-Hyung Ryu et al illustrated in Fig.1, has measured at room temperature. When V_{GS} was 20V the specific on-resistance was $3.7\text{m}\Omega\text{-cm}^2$, as the V_{GS} was reduced to 15V specific on-resistance was increased to $4.3\text{m}\Omega\text{-cm}^2$. The forward voltage drop at an I_D of 30A was 1.1V with a V_{GS} of 20V and 1.3V with a V_{GS} of 15V (Fig. 2a) The blocking voltage was 1500V (Fig. 2b).




Figure 2: (a) On-state I-V Characteristics (b) Blocking characteristics(c) $I_D - V_{GS}$ characteristics of the DMOSFET[1].

Structure 2: Characteristics




Figure 3: Simplified cross-section of the 4H-SiC DMOSFET[2].

The structure designed by Sei-Hyung Ryu et al shown in Fig.3, the $I_D - V_{GS}$ and blocking characteristics of the power MOS with an active area of 0.0278cm^2 is shown in Fig.4(a). Here the (V_{DS}) was set at 50 mV, the extracted V_{th} at room temperature was 3.8V. The device is normally off and showed a stable avalanche characteristic at a (V_{DS}) of 2kV (Fig. 4(b)) with a V_{GS} of 0V.




Figure 4: (a) $I_D - V_{GS}$ characteristics of the DMOSFET[2] (b) Blocking characteristics of the DMOSFET [2].

Structure 3: Characteristics

The designed structure of Sumi Krishna swami et al depicted in Fig.5, the I_D versus V_{GS} characteristics having ($W/L = 150\mu\text{m}/150\mu\text{m}$), was measured, here the drift layer thickness was $85\mu\text{m}$ and the measured threshold voltage was 4V and the blocking voltage of the device was 10-kV which are depicted in the (Fig. 6).




Figure 5: Cross-section of the Power MOSFET[3].




Figure 6: (a) I_D versus V_{GS} curve of the Power MOSFET[3] (b) A leakage current of $198\mu\text{A}$ at a drain bias of 10 kV.[3]

Structure 4: Characteristics




Figure 7: cross-section of the Power DMOSFET[4]

Fig.7 shows the 4H-SiC MOSFET structure designed by Lin Cheng et al.in the chip size was of 7mm×8mm while active conducting area was of 0.4 . Below figure resembles the on-state I-V characteristic of the MOSFET which were measured from the range of 20⁰ to 300⁰ in pulsed mode using a Tektronix 371 curve tracer. The graph also depicts the temperature dependence of forward characteristics at a V_G of 20V. The SiC MOSFET was able to conduct over 200 A at temperature up to 300⁰. Under a gate bias of 20V and I_D of 20A, the (R_{ON,SP}) is increased from 3.4 mΩ.cm² at 20⁰ to 11.6 mΩ.cm² at 300⁰ while it increased from 4.7 mΩ.cm² at 20⁰ to 14.2 mΩ.cm² at 300⁰ at I_D of 200A (fig. 8).




Figure 8: (a) On-state I-V characteristics of the Power DMOSFET[4]at 20⁰ and 300. (b) Specific on-resistance as a function of temperature[4].

Structure 5: Characteristics




Figure 9: Simplified cross-section of a 3300V, 30 A 4H-SiC DMOSFET.[5]

Fig.9 illustrates the structure designed by Lin Cheng et al, described about a Power DMOSFET having device size of 200μm/200μm. The I-V characteristics of the device and the blocking voltage characteristic are depicted in the below figure, the device conducts 39 A at a drain bias V_{DS} of 2.97V with a V_{GS} of 20V and 31.7 A at a V_{DS} of 3.68V with a V_{GS} = 15V . The specific on-resistance (R_{ON, SP}) was 35.3mΩ.cm² and 27mΩ.cm² at V_{GS} values of 15V and 20V, respectively (fig. 10).




Figure 10: (a) On-state I-V characteristics of the 3300V, 30A 4H-SiC DMOSFET (b) Off-state I-V characteristics of the 3300V, 30A 4H-SiC DMOSFET.

Structure 6: Characteristics





Figure 11: Schematic cross section of the short-channel DMOS cell


The structure designed by M. Matin et al shown in Fig.11, a self-aligned process is introduced to produce short-channel length to $\leq 0.5\mu\text{m}$, where the specific on-resistance of the MOSFET channel is proportionally reduced, significantly enhancing performance. The JFET region width was $6\mu\text{m}$, drift layer thickness was $20\text{-}\mu\text{m}$, with channel length of $0.5\mu\text{m}$ (Fig. 12(a,b))

Structure 7: Characteristics

Fig.13 shows the structure designed by A. Saha et al. have described a short-channel 4H-SiC power DMOSFET with several structural modifications to reduce the specific ON-resistance. The modification were: (1) a heavily doped n-type current-spreading layer beneath the p-base; (2) a heavily-doped JFET region with narrow JFET width; (3) a “segmented” base contact layout; (4) tighter alignment tolerances to reduce cell pitch. Fig.14(a,b) shows the variation of blocking voltage and specific ON-Resistance characteristics.



(a)



(b)

Figure 12: (a) ON-State characteristics of the DMOSFET with $L_j = 8\mu\text{m}$. (b) ON-State characteristics of the DMOSFET with $L_j = 6\mu\text{m}$.






Figure 13: A cross-sectional view of the DMOSFET cell



(a)



(b)

Figure 14: (a) Variation of Blocking voltage (V_B), Specific ON-resistance ($R_{ON,SP}$) with epilayer doping. (b) Variation of V_B , $R_{ON,SP}$ with CSL doping.




Figure 15: (a) ON-state characteristics of the device with JFET length of $1\mu\text{m}$. (b) ON-state characteristics of the device with JFET length of $1.5\mu\text{m}$.

Structure 8: Characteristics




Figure 16: Device Cross-sectional view of the 3300 V 4H-SiC DMOSFET.




Figure 17: (a) I-V Characteristics. (b) $I_D - V_D$ characteristics of the 3300 V 4H-SiC MOSFET

Fig.16 depicts the 4H-SiC DMOSFET designed by Huang Runhua et al.in, had a breakdown voltage higher than 3300 V. The epilayer thickness was $33\mu\text{m}$ with a doping of $2.5 \times 10^{15} \text{cm}^{-3}$. The drain current $I_D = 5\text{A}$ at $V_G = 20\text{V}$ corresponding to $V_D = 2.5\text{V}$ (Fig. 17(a,b))

Table II: Comparison of different Structure Parameters

Structure	Drift layer Thickness (μm)	$R_{on,sp}$ ($\text{m}\Omega\text{-cm}^2$)	Blocking Voltage (kV)
Structure 1	10	3.7	1.5
Structure 2	12	10.3	2
Structure 3	85	123	10
Structure 4	10	11.6	1.2
Structure 5	33	27	3.3
Structure 6	20	27	2
Structure 7	7	6.95	1
Structure 8	32	27	3.3

SIMULATION RESULTS

The 4H-SiC D MOSFET structure design and simulation were carried out by using the T-CAD simulation tool. The designed structure shown in (Fig. 18)






Figure 18: Designed structure of 4H SiC D-MOSFET

The results obtained for the channel length $0.5\mu\text{m}$ and JFET width of $1\mu\text{m}$ of this structure are illustrated in Fig.19(a) I_D - V_D characteristics with 0-15 V drain voltage and 3.6 A maximum drain current. Similarly the simulation results achieved for I_D - V_G characteristics shown in Fig.19(b), by changing the gate voltage from 0-20V. By the way of increasing the drift layer the blocking voltage can be increased.



(a)



(b)

Figure 19: (a) I-V Characteristic. (b) I_d versus V_g characteristic with channel length of $0.5\mu\text{m}$ and JFET region of $1\mu\text{m}$.

CONCLUSION

The paper presents the comparative analysis of different D-MOSFETs structures and simulation results of existed D-MOSFET structure. The main applications of these SiC devices can be operate at high-temperature with wide band gap semiconductors in power conversion technology. Future scope of this work focusing on the following variants in the structure; By increasing thickness of drift layer, the SiC device can have more blocking voltage and Specific On-state resistance can be reduced by minimal the width of JFET. These variants may improve overall performance of the device.

REFERENCES

Ryu S.H. et al., 2011. “3.7 m Ω -cm², 1500 V 4H-SiC DMOSFETs for advanced high power, high-frequency applications,” in 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs, pp. 227–230.

Ryu S.H. et al., 2005. “10.3 m Ω -cm², 2 kV Power DMOSFETs in 4H-SiC,” in Power Semiconductor Devices and ICs, 2005. Proceedings. ISPSD’05. The 17th International Symposium on, 275–278.

Ryu S.H., Agarwal A. K., Krishnaswami S., Richmond J., and Palmour J. W., 2004. “Development of 10 kV 4H-SiC Power DMOSFETs,” in Materials Science Forum, **457**:1385–1388.

Cheng L. et al., 2012. “High-temperature performance of 1200 V, 200 A 4H-SiC power DMOSFETs,” in Materials Science Forum, **717**:1065–1068.

Cheng L. et al., 2009. “3300 V, 30 A 4H-SiC Power DMOSFETs,” in Semiconductor Device Research Symposium, 2009. ISDRS’09. International, pp. 1–2.

Matin M., Saha A. and Cooper J. A., 2004. “A self-aligned process for high-voltage, short-channel vertical DMOSFETs in 4H-SiC,” IEEE Trans. Electron Devices, **51**(10):1721–1725.

Saha A. and Cooper J. A., 2007. “A 1-kV 4H-SiC power

- DMOSFET optimized for low on-resistance,” IEEE Trans. Electron Devices, **54**(10):2786–2791.
- Runhua H. et al., 2015. “Design and fabrication of a 3.3 kV 4H-SiC MOSFET,” J. Semicond., **36**(9): 94002.
- Millán J., Godignon P. and Pérez-Tomás A., 2012. “Wide band gap semiconductor devices for power electronics,” Autom. Control. Meas. Electron. Comput. Commun., **53**(2).
- Okayama T., Arthur S. D., Rao R. R., Kishore K. and Rao M. V., 2008. “Stability and 2-D Simulation Studies of Avalanche Breakdown in 4H-SiC DMOSFETs With JTE,” IEEE Trans. Electron Devices, **55**(2):489–494.
- Di Benedetto L., Licciardo G. D., Erlbacher T., Bauer A. J. and Rubino A., 2016. “Optimized Design for 4H-SiC Power DMOSFET,” IEEE Electron Device Lett., **37**(11):1454–1457.
- Hatakeyama T., Fukuda K. and Okumura H., 2013. “Physical models for SiC and their application to device simulations of SiC insulated-gate bipolar transistors,” IEEE Trans. Electron Devices, **60**(2):613–621.
- Licciardo G.-D. and Di Benedetto L., 2016. “SiO₂/4H-SiC interface traps effects on the input capacitance of DMOSFET,” in Advanced Semiconductor Devices & Microsystems (ASDAM), 2016 11th International Conference, pp. 19–22.
- Licciardo G. D., Bellone S. and Di Benedetto L., 2015. “Analytical model of the forward operation of 4H-SiC vertical DMOSFET in the safe operating temperature range,” IEEE Trans. Power Electron., **30**(10):5800–5809.
- Chen S., Liu A., He J., Bai S. and Sheng K., 2016. “Design and Application of High-Voltage SiC JFET and Its Power Modules,” IEEE J. Emerg. Sel. Top. Power Electron., **4**(3):780–789.